architecture behavior of reg is
begin 

  reg: process ( clk ) is
  begin
    if clk = '1' and clk'event then
      if enable = '1' then
        q <= d;
      end if;
    end if;
  end process reg;

end architecture behavior;