use work.dlx_types.all;

entity reg is
  generic ( Tpd : delay_length );
  port ( d : in dlx_word;
         q : out dlx_word;
         clk, enable : in bit );
end entity reg;